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In this paper, comparative study of MOSFET and COOLMOS in a high frequency
inverter design is investigated. Recently, semiconductor power switch need greater
efficiency with low switching energy losses. The study is performed using a single
phase full bridge inverter design with a high frequency of 500 kHz, 150V input
voltage, 0.5 duty ratio with an isolation at the load in providing a stable AC output
catering for Uninterruptible Power Supply (UPS) system. MOSFET is widely use;
COOLMOS is a new technology of MOSFET family using a new device concept
called super-junction. Thus, will COOLMOS replace the traditional device MOSFET
in high frequency inverterdesign for UPS application is to investigate. This project is
carried out via simulations using Pspice Cadence PSD 14.2 software and via
experimentation on Printed Circuit Board (PCB) layout. PCB layouts are designed
using Multisim and Ultiboard 2001 software. Simulation and experimentation
investigation shows COOLMOS having a superior performance with switching
energy losses are reduced up to more than 50% compared to MOSFET. Verifying
COOLMOS can replace the traditional device MOSFET in high frequency inverter
design for UPS application to meet the need greater efficiency power switches with
low switching energy losses.
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1.1 Background of Study
Single-phase full-bridge high-frequency inverter is among the important parts in UPS
system. In a voltage-source inverter (VSI) constant input 150V is used to comply with
high rated voltage for UPS appliance. In this VSI design the output voltage; V0 is a
function of inverter operation, meanwhile the load current I0t is a function of the
nature of the load. With this, the circuit is to generate a stable Alternating Current
(AC) output of fifty percent (50%) duty cycle. This duty cycle is to obtain an equal
proportion of positive and negative cycle at the output waveform. The expected
output power is approximately 300W for high power UPS application in an
uncontrollable isolated inverter.
This project are performed by two students with a high frequency inverter circuit is
used as medium to compare the performances between two different power
semiconductor devices as switches; MOSFET and COOLMOS. Here, the author
focuses on investigating MOSFET as power switch. A high-frequency inverter design
is referring to frequency of higher than 100kHz. Specifically, a frequency of 500 kHz
is selected, as to eliminate noise and distortion at the produced AC output. The
performance comparison of these power semiconductor devices acting as power
switches is investigated. MOSFET is an interesting device use in many high
frequency and lower power converter applications. This kind of device is easy to
drive, easy to parallel and switches fast. Recently, a new type of power MOSFET
called super junction MOSFET (COOLMOS) was recently introduced [1]. In this
project, the most efficient switches in inverter circuit for UPS application producing
low switching losses are concluded between MOSFET and COOLMOS.
1.2 Problem Statement
Adequate power system reliability is essential as small disturbances in the main
electricity supply can cause great damage. Power problems also can cause unplanned
shutdowns and data losses. All these cost a considerable amount of money. A recent
Power Quality Study revealed that the average computer system is subjected to 289
potentially damaging power disturbances per year [2]. Thus, one of the best solutions
to avoid this problem is to provide the system with highly reliable and efficient UPS
which will maintain a steady supply of power irrespective of the mains supply
quality.
In the UPS systems focus on the inverter circuit design determining a high efficiency
and reliable power supply. Inverter circuit is one of the important parts in the UPS
system. One example of application requires the inverter to provide an AC supply to
the load with fixed DC source supply is aircraft power supplies with variable-speed
AC motor drives. Based on research, there exist approaches in designing inverter
circuit to provide high quality AC output. There is an existing inverter with simple
and highly efficient approach. However, since the front-end and the inverter stages
share power switches, there is no isolation between the main line and the load [3].
Another existing inverter designed which provides isolation between main line, the
battery set and the load that provides a good dynamic response; however the power
topology is complex [4].
A solution proposed is an inverter circuit design with isolation in between the main
line and the load, while maintaining the simplicity of the circuit in providing a stable
AC output using full bridge single phase topology. Isolation is a must for protection,
in case of power failure the load side is isolated. The solution proposed to perform
comparative study of MOSFET and COOLMOS in high-frequency inverter design for
UPS system. The studies of the switches are in the inverter circuit with lowest
switching losses, leads to highest efficiency as main criteria. MOSFET well known
for its low switching losses has been in the market quite some times. COOLMOS is a
high voltage MOSFETs, 600V a recent new device based on concept called the super
junction (SJ), [5]. The comparisons to select the best switch are in terms of switching
losses (heat dissipation) in the switches during the switching activity. Also, leakage
spike of current and voltage output waveform if there are any are investigated.
1.3 Objectives and Scope of Study
This project investigates the performances of MOSFET and COOLMOS in high-
frequency inverter circuit for UPS applications. The best switch produces lowest
switching energy losses is to be selected. It requires designing a VSI inverter with
single phase full-bridge high-frequency topology, having a 150-Vdc input and a fifty
percent (50%) duty cycle. Using this inverter circuit as platform, the two power
switches performance are compared and analyzed. In this project the author focused
on performing investigation using MOSFET as switches. For the comparative study
of MOSFET and COOLMOS; COOLMOS investigation results performed by the
author's partner are referred, [17].
1.3.1 Objectives
1. To construct a high frequency single-phase full-bridge inverter circuit with
isolation between the main and the load in providing a stable AC output for
UPS application.
2. To compare performance of MOSFET as power switches in high frequency
inverter design:
a. Via simulations using Cadence PSpice software
b. Via experiments execution on PCB Layout
3. The performance of MOSFET switches are investigated with: frequency of
500 kHz, duty ratio of 0.5 and input voltage of 150-Vdc.
4. The output analyzed are:
a. Output Voltage and Current
b. Energy Switching Losses
1.3.2 Scope ofStudy
Scope covers power and analogue electronics area of specialization; inverter circuit
design, power semiconductor devices; MOSFET and some mathematical formula
analysis. The simulation performed using PSpice Cadence PSD 14.2 software; PCB
layout designed using Multisim 2001 and Ultiboard 2001 software.
1.3.3 Gantt chart
The Gantt chart was developed to ensure the project to be feasible and done within
the scope and time frame. The Gantt chart of this project is as attached in Appendix 1.
CHAPTER 2
LITERATURE REVIEW AND THEORY
Many studies by worldwide professional involves in designing a high frequency
inverter design with the function of an inverter is to change a DC input voltage to a
symmetric AC output voltage of desired fixed or variable magnitude and frequency
by means of using the gate-driven semiconductor devices as switches, such as
MOSFET are used. Thus, a high-frequency inverter circuit design is used as basis of
comparative study of most efficient power switches, COOLMOS and MOSFET in
terms of producing low switching losses.
2.1 Inverter Design









Figure 1 Full-bridge inverter with resistive-inductive load
An inverter design circuit operation depends highly on its switching sequences. The
switching sequence of four switches; SI, S2, S3 and S4 in a 50% duty cycle at a
switching frequency/ are turned on and off complimentarily between switches S2-S3
and S1-S4. In Figure 2, it shows the switching waveform at a 50% duty cycle of SI,
S2, S3 and S4.
Figure 2 Switching sequences for full-bridge inverter at 50 %duty cycle
From the switching sequences shown in Figure 2, inverter circuit operates at a 50%)
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Figure 3 Output Voltage waveform of inverter at 50% duty cycle, [6]
The circuit generates a square ac voltage waveform across the load terminals from a
constant dc source, The voltages VdC and ~V^C are applied across the load when S2-S3
are on and S1-S4 are off, respectively. The output voltage frequency is equal to \IT
and is determined by the switching frequency. This is true as long as S2-S3 and S1-S4
are switched complementarily.
The output voltage; the V0 is symmetric and is given by:
Vo= Vdc 0<t<T/2
^~Vdc T/2<t<T
Assuming the inverter operates in the steady state and the inductor current waveform
produced, is initially negative value whereby, in the switches the current actually
flows in reverse direction through the fly back diode of the bidirectional switch
(MOSFET) as seen in Figure 4.
Figure 4 MOSFET switch
In steady-state, the following conditions apply:
k(0) - -iL(T/2)
k(0) = k(T)
Where r = L/R. since h(T/2) = - 1L(0), the initial condition at / = 0 is constant and
given by;
h(0) = V,, 1
* 1 --1 + e 2r
2.2 MOSFET and COOLMOS Characteristics
The features and characteristics of MOSFET are studied to understand the power
semiconductor devices. Features of MOSFET are as listed below:
Blocking voltage technology of <600 V of Vds
Dynamic dV/dtrating
Repetitive Avalanche rated





Power MOSFETs with appreciable on-state current carrying capability and off-state
blocking voltage capability and have been in power electronic applications since early
of 1980s, [7]. MOSFET contains minimal resistance when conducting and could
sustain high voltages when the device is off, seems having limitation in high voltage
levels due to its poor conduction properties. High Voltage design needs low doping
concentration and decreased thickness of the epitaxial layer (n") to maintain the
electric field below the semiconductor breakdown value. The same doping limits
quantity of electrons available for the current flow. Thus, it defines the device
resistivity giving the relation Rosfon) ~ Vbr(dss)2'4"2'6,[1].
Lately, a new device concept called Super Junction called (SJ) MOSFET
(COOLMOS) gaining more attention, [8-11]. COOLMOS is a novel power
MOSFET with a "super-junction" for its drift region, which resulting a vastly
improved relationship between the on resistance and breakdown voltage, [12].















Figure 5 (a) Conventional MOSFET structure (b) COOLMOS structure, [1]
Referring to figure above, COOLMOS structure is based on conventional MOSFET.
COOLMOS presents two vertically heavily doped p-type and n-type semiconductor
columns in the drift region, This allows increase of the n- drift doping which permits
a reduction of the resistance, Rdsm- Additionally, the structure allows electric field
expansion both vertical and horizontal direction. The characteristics of COOLMOS
are to be having Rdscoh) reduction of 5 to 10 times for the same silicon area, parasitic
capacitance reduction and betterdynamic behavior as well device fabrication for high
voltage breakdown.
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COOLMOS exhibit very low gate charge compares to Rds(on) of conventional
MOSFET technology. The switching losses are determined by the charging process of
the gate drain feedback capacitances. The lower the gate charge, the lower the
switching losses. The drastic reduction of the gate charge in new COOLMOS
technology is clearly visible from Figure 6, where a 0.9 Q standard MOSFET is
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Figure 6 Gate Charge characteristics of COOLMOS vs. MOSFET, [13]
The generated energy converted into heat in every turn-on process increases with the
chip area limits the minimum attainable power loss in hard switching circuit
topologies. Based on Figure 7, the energy losses by using COOLMOS as power
switches is lower compared to the standard MOSFET. Resulting COOLMOS can be
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Figure 7 COOLMOS cuts the stored energy by a factor of two vs.
MOSFETs, [13].
The switching behavior of COOLMOS can be observed for the turn-on and turn-off
switching in Figure 8 and 9 respectively.
aa




Figure 9 Turn-Off behavior of COOLMOS with Ohmic load, [13]
The turn-offcharacteristics show absolutely no tail current, with the soft switching
behavior up to a voltage around 50 V which is clearly visible. During the turn-off,
there is no carrier flow exists through the high field region. Hence, the COOLMOS is
not sensitive to second breakdown phenomena, it can be switched at a very highdV/dt
rates.
COOLMOS implements a compensation structure in the vertical drift region of a
MOSFET in order to reduce the state resistance. Such structure makes it possible to
reduce the on-state resistance of 600 V MOSFET to one fifth of that of the
conventional MOSFET for the same circuit. Thus, COOLMOS achieves the fastest




The project is performed by two students are divided into two parts, first semester
simulation investigation via Cadence PSpice software and second semester
experimentation investigation on PCB layout. The author performs both simulation
and experimentation using MOSFET and then compared the results with COOLMOS
investigation outcomes. The flow chart for semester 1 is shown in Figure 10.
Start
Research on related Literature Reviews
Design inverter circuit using PSpice Cadence Software «
'r
Verify simulation results design with theoretical outputs
__^——^^^^~^~~^~~—^ NO
<--_ Results verified ^—"
YES
Investigate MOSFET performance as switches
Compare simulation results of MOSFET & COOLMOS
End
Figure 10 Process Flow for Semester 1
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The flow chart for semester 2 is shown in Figure 11.
Start
Study on PCB layout software Multisim 2001&
Ultiboard2001
Finalize components for circuit construction




Verify experimentation results with theoretical outputs 4 1
1
YES
Investigate MOSFET performance as switches
Compare experimentation and simulation results of
MOSFET & COOLMOS
End
Figure 11 Process Flow for Semester 2
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3.2 Procedure Identification
The Procedure Identification of the project is as follows:
1. Research on related Literature Reviews:
Research mostly obtained from the IEEE Website of relevant information and
data of the project. Researches of existing inverter circuits in UPS application are
for exposure of current problems faced by industrial practitioners. Researches of
MOSFET and COOLMOS datasheets, characteristics and features are for
reference in inverter circuit design. The device rating is ensured not exceeded.
Also, research is done on inverter circuit operation, the output waveforms and
calculations are referred through Power Electronics Circuit by Issa Batarseh.
Research on PSpice Cadence software is referred to the PSpice reference books
[15, 16].
2. Design a high-frequency inverter circuit using PSpice Cadence software:
A simple basic single-phase full-bridge inverter circuit with resistive-inductive
load is practically used in the industry. The circuit is constructed in PSpice
Cadence software with components use as shown in Table 1.
Table 1 Components For Simulation Inverter Circuit
NO. ITEM
1 Power Switches:
MOSFET Model: IRF644 (VDSS = 250V)
2 Isolator: Transformer
3 Loads:
Resistive Load: R= 10 fi
Inductive Load: L = 18 jiH
4 Input Signal Resistor:
R] ~ R2 ~ R3 = R4 ~ 1 ii
The selection type power switches of MOSFET are important to obtain the correct
output waveforms verify with theoretical data. The transformer is use for
protection to isolate the load side. The restive and inductive load is selected to
apply the common practice by the industry. Although MOSFET is a voltage
controlled device, is having an input signal resistor of 1 Cl is placed at the gate
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terminal of MOSFET for protection purposes. Basically, selecting type of
components in a circuit design is very crucial since each component has its own
rating and characteristics, thus generates different results. The simulations are
done repeatedly to get the expected theoretical results.
The inverter is set to be at high-frequency (>100 kHz) of 500 kHz to eliminate
noise and distortion at the produced AC. The input voltage is 150-Vdc, to comply
with high rated voltage for UPS application. The inverter is to have a 50% duty
cycle, so a stable AC output can be generated with an equal proportion of positive
and negative cycle at the output waveform. Once the inverter circuit is simulated
and the output waveforms produced are verified with related theories. Then, a
comparative study of the switches performance is investigated with the varying
parameters as shown in Table 2.




Frequency,/ 500 kHz 1MHz 5 MHz
Duty ratio, D 0.5 0.4 0.6
Input Voltage, Vt„ 150V 200V 400V
The simulation is performed and the output voltage, output current and the
switching losses waveforms are obtained. The waveforms are examined using
MOSFET as switches.
3. The Simulation results :
The simulation investigated outputs are as follows:
i. Output Voltage, Vout and Current, low
Based on VSI design the output voltage; V0 is a function of inverter
operation, meanwhile the load current I0i is a function of the nature of the
load. The performances of the switches are observed whether the peak
magnitude of the waveform is achieved as calculated,
ii. Switching Losses at the switches
These are examined during the switching modes of turn-on and turn-off.
The switching energy losses for the switches are calculated as an area
under the graph of power losses.
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4. Once investigation of inverter design using MOSFET as switches were done, the
simulation results were compared with the outcomes of COOLMOS investigation
done by the author's partner in this project. For output voltage and current
waveform, the output waveforms produced that is similar to theoretical and
achieved the peak value is considered as the better switch in the inverter circuit.
Meanwhile the switching energy losses obtained the lowest are considered as the
more efficient switch.
Based on Flow Chart in Figure 10, the steps taken in designing inverter circuit using
Pspice Cadence software, the simulation outcomes are referred to the theoretical data
for verification for MOSFET. Whenever problem is encountered and the simulation
results does not match with the reference data, these steps are again repeated until
satisfactory results obtained, beforeproceeding with the comparative study.
5. Study on PCB layout software such as Multisim 2001 & Ultiboard 2001
For construction of the inverter circuit on PCB both software Multisim 2001 &
Ultiboard 2001 are used. Before proceed with construction of the PCB layout the
software are first studied.
6. Finalize the components for circuit construction:
The components selections are based on simulation performed, for frequency of
500 kHz, duty ratio 0.5 and input voltage of 150 Vdc. This selection includes
factors on limitation of cost and availability in the market. The components
selected and the details are as shown in Table 3 below.
Table 3 Components Details
NO. ITEM • ORDER CODE NO. OF ITEM PRICE
1 Inductor 18 uH
Inductor Series 2100
4981601 1 RM 13.03
2 Resistor 10 Ohm
Wire-wound Aluminum Clad,
200W
272723 1 RM 100.02














*For further reference please refer to Appendix 3
7. Construct inverter circuit on PCB:
Constructing inverter circuit on PCB requires the circuit designed using Multisim
2001 software transferred to Ultiboard 2001 software to produce gerber file,
before the PCB fabrication.
i. Multisim 2001 software: The inverter circuit is designed with the components
placed are specifically selected from the library folder to match the required
footprint.
ii. Ultiboard 2001 software: From Multisim software, the inverter circuit file is
transferred to Ultiboard 2001 software with only the components and
information layer are shown. By default, components are placed outside the
board outline when the netlist is imported from Multisim. The components are
then dragged into the correct place as to be printed on the PCB layout. The
PCB specify as a single layer and having copper bottom design. Trace width,
drill hole diameter of the pads and the spacing between components are
designed specifically before auto-routing function is activated for auto-route
the traces between components. Before exporting to the Gerber file any open
traced ends and unused vias left on the board are deleted. Gerber file produced
by exporting the designed in the Gerber file format. RS274X and NC Drill are
chosen and the entire available layers list is exported.
8. Execute experiment:
An extra external circuit is constructed using Bipolar Junction Transistor (BJT)
with only 1 function generator are use to trigger the switches. The function
generator pulse is use to trigger switches for positive cycle, meanwhile the output
of this extra circuit is to trigger switches for negative cycle of the inverter as
shown in Figure 12.
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Figure 12 BJT switch for switches input signal
The setup for experiment execution is as shown in Figure 13.
y at.!". , : v"
FUNCTION GENERATOR fr1*** *»• - ^ l"*'2 i " *•'-* , ' J'
Figure 13 Experimentation setup
Experiments areexecuted byusing base value parameters are as shown in Table 4.
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Table 4 Experimentation Comparative Study Parameters
PARAMETERS BASE VALUE
Frequency,/ 500 kHz
Duty ratio, D 0.5
Input Voltage, V\n 150V
With these values, the experiment is executed and the output voltage, output current
and switching losses waveforms are obtained. The waveforms are examined using
MOSFET as switches. The experimental results are then compared to simulation
results as well compared with outcomes of COOLMOS investigation. For
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Figure 14 Experiment Circuit Configuration to obtain Power Losses Waveform
The energy switching losses are obtained by calculating area under graph of power
losses waveform of the switch. The power losses waveform obtained by peforming
multiplication via Math function of the digital oscilloscope.
Channel 1: Voltage across the drain to source terminal of the switch (Vds).
Channel 2: Current flow through the 1Q resistor.
As the oscilloscope can only plot the voltage waveform, an extra \Q resistor placed






Thus, the current waveform is obtained in channel 2 by taking the voltage across
resistor \Q.
3.3 Tools
The main tools used in this project are:
1. PSpice Cadence PSD 14.2 software
2. Multisim 2001 and Ultiboard 2001 software.






The comparative study of COOLMOS and MOSFET are performed using a high-
frequency single-phase full-bridge inverter circuit as platform to compare the
switches. The investigations are done via simulations using Cadence PSpice and via
experiment executions on PCB Layout. All MOSFET investigation outcomes were
performed by the author and were compared with the COOLMOS investigation
outcomes perform by the author's partner in this project, in doing the comparative
study. All data and information obtained from the author's partner part of
investigation which is yet to be published report, [17].
First the simulation is performed with the parameters set to be as shown in Table 5.
Table 5 Parameter and setting for the simulations
• Switching Frequency,/ = 500 kHz
• Duty Ratio, D = 0.5
• Period, PER = 2.0 (as
• Pulse Width, PW = 1.0 us
• Time Delay, TD (for V, and V4) = 1.0 us
• Time Delay, TD (for V2 and V3) -0
• Rise Time, 7>and Fall Time, 7> = 0.1 u.s
• Start saving data after = 1040 us
• Maximum step size = 1.0 ns
• Transient point iteration limit = 1000
Listed below are parameters varied for investigation of switches performances:
• Frequency,/
. Duty Ratio, D
• Input Voltage, Vin
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The comparative study of the switches performance is investigated with the varying
parameters as shown in the procedure identification (refer Table 2).



































Figure 15 Simulation Full-Bridge Inverter Circuit using MOSFET as switches
Secondly, the experiment is done by constructing the single phase full bridge inverter
circuit design using MOSFET as switches on the Printed Circuit Board, PCB placed
with high rated resistors on acrylic board as shown in Figure 16.
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Figure 16 Full-Bridge Inverter Circuit for Experimentation
During the experimentation, the pulse signals use to trigger the power switches for




Trigger Negative Cycle Switches
Figure 17 Waveform of Vpulse signal of the switches
(Scale; x:lus/div, y:5V/div)
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4.1 Output Voltage and Current waveforms
The investigation resultant output voltage waveforms obtained for MOSFET were
compared with resultant waveforms COOLMOS:
MOSFET COOLMOS
1 •


























Figure 19 COOLMOS simulation
output voltage, [17]
——*
Figure 21 COOLMOS experimental
output voltage, [17]
(Scale; x:500ns/div, y:50V/div)
Figure 18 and 19 are simulation investigation of MOSFET compared to COOLMOS.
Both are similar except that COOLMOS waveform shows the extreme dV/dt rated
characteristics with a slope at the peak of the output voltage square waveform. Figure
20 and 21 are experimentation investigation of MOSFET compared to COOLMOS,
observed having spike at the beginning of the waveforms; the voltage spike during
turn-on and off are caused by internal noise exists in the components during
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experiment. Both simulation and experimentation with input of 150-Vdc having the
output produced by the inverter circuit is 150-Vac.
The investigation resultant output current waveforms obtained for MOSFET and
COOLMOS are very similar. Thus the output current waveforms produced by
MOSFET investigation are compared between simulation and experimentation
resultant waveforms.
B40f«5 1.942ms 1.044ns
o I(L1) a I(L2)
Tine
Figure 22 MOSFET simulation
output current
Figure 23 MOSFET experimental
output current
(Scale ; x:400ns/div, y:2V/div)
The waveforms in Figure 22 and 23 shows the MOSFET output current waveform
comparing both simulation and experimentation results. The output current starts at
an initial current are calculated based on formula discussed in "Literature Review and














The peak-to-peak output current using MOSFET as switches for simulation is 6.8A,
meanwhile experimentally, is 4.6A. The differences mostly due to resistance exists in
the wire connections and the components it selves.
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4.2 Switching Energy Losses
The investigation of switching energy losses during switching operation of turn-on
and turn-off were done via simulation for MOSFET and compared with resultant
investigation of COOLMOS. As the switching losses during turn-on and turn-off'are
similar for experimental only switching energy losses during turn on were obtained
and investigated. Simulation switching energy losses during turn-off are calculated
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Figure 24 MOSFET simulation Figure 25 COOLMOS simulation
switching energy losses during turn- switching energy losses during turn-
off off, [17]
The power losses waveform of the switches during turn-off switching operation is in
kWatts. The switching energy losses are calculated as area under the graph of the
power losses waveform as shown in Table 6.
Table 6 Calculation of Switching Energy Losses
SWITCHING ENERGY LOSSES
= Area under the graph of power losses waveform (kWatts)
= Nos. of boxes x Time (x-axis) x Power (y-axis)
= (Joules)
The calculation of MOSFET is compared with COOLMOS switching energy losses
during turn-off switching operation are as shown in Table 7.
24
Table 7 Calculation of Switching Energy Losses during turn-off





It can be concluded that the switching energy losses experience by MOSFET is
greater than MOSFET up o 75% compared to MOSFET. Thus, comparative
investigations are continued during turn-on switching operation as shown in figure 26
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Figure 26 MOSFET simulation
switching energy losses during turn-on
Figure 28 MOSFET experimental
switching energy losses during turn-on
(Scale; x:200ns/div, y:5kV/div)
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Figure 27 COOLMOS simulation





Figure 29 COOLMOS experimental
switching energy losses during turn-on,
[17]
(Scale ; x:200ns/div, y:5kV/div)
Then, the switching losses are calculated for both experimental and simulation
waveforms. For the experimental results, both COOLMOS and MOSFET obtained at
200ns/divison and 5kV/division. The switching energy losses experienced by
MOSFET are compared to COOLMOS as shown in Table 8.








- 7 x 200 ns x 5 kW
= 7mJ




Here, the comparison of switching energy losses between MOSFET and COOLMOS,
for both simulation and experimentation shows MOSFET have greater switching
energy losses up to 50% compared to COOLMOS. Comparing the switching energy
losses of experimentation, which are slightly higher than simulation, are as in
experimentation the resistance of the PCB tracks, connection wires and digital
oscilloscope probes are accounted for. The comparison of simulation and
















a MOSFET 7 5
Figure 30 Simulation and Experimentation Switching Losses
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4.3 Extra-investigation via simulation
It is highlighted here that for the extra investigation done in comparative study of
MOSFET and COOLMOS in a high frequency inverter design performed via
simulation using Cadence PSpice software are done together MOSFET and
COOLMOS. This is to obtained clearer comparison of resultant waveforms of
MOSFET and COOLMOS. Thus all the resultant waveforms shown are similar to the
author's partner results, [17].
4.3.1 Varyingf= 1, 5 & 10MHz with constantD = 0.5 and Vin = 150V.
At frequency of 1 MHz the output voltage and current waveforms are acceptable as
theoretical. However at frequency of 5 MHz, the output voltage and current
waveforms obtained of the inverter circuit for both switches MOSFET and
COOLMOS are experiencing a slight distortion. The waveforms are as attached in
Appendix 2. Comparing the Maximum Output Voltage and Current at 3 Frequencies
are as shown in Table 9.
Table 9 Comparing Simulation Maximum Output at 3 Frequencies
Frequency, f Maximum dutput Voltage (V) Maximum Output Current (A)
MOSFET COOLMOS MOSFET COOLMOS
500 kHz 150.326 153.001 3.2869 3.3908
1 MHz 149.896 150.650 1.3136 1.3659
5 MHz 149.85 149.85 0.3139 0.2677
For very high frequency of 10 MHz, the resultant output voltage and current







,RS:fl> a U(L : 1 ,R
Time




• I(L1) a I<L)
Time
Figure 32 Output Current, lout with Vin= 150V,/ = 10 MHz and D = 0.5
Based on the output waveform obtained, thus it proves both switches unable to
operate at very high frequency. This distortion is caused by the internal structure of
switches, which could not sustain the high switching frequency more than 5 MHz.
This output voltage waveform is having a severe distortion which is highly degrades
the performances of the switches. The AC output voltage produced is no longer
stable. Hence, the switching frequency of 10 MHz for both switches is not acceptable
in inverter design for UPS application.
The switching energy losses at f- 500 kHz, l MHz & 5 MHz for both COOLMOS
and MOSFET are compared in Bar Chart shown in Figure 33 below:
Figure 33 BarChart of Switching Energy Losses at/=500kHz, 1MHz & 5MHz
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Overall switching energy losses for MOSFET are higher more than 50% than
COOLMOS. As the operating frequency increases, the switching energy losses
decrease. This is based on the relations between power, energy and frequency.
Given:
Power - P (Watts)
Energy = E (Joules)
Time = T (Seconds)
F 1
Power Equation: P - — with T = ~
T f
Thus, P -Ef and the frequency is / P_
E
Energy is inversely proportional to the frequency. As the frequency is increases, the
energy losses are reducing for both COOLMOS and MOSFET during turn-on and
turn-off
The comparison of COOLMOS and MOSFET efficiency for 3 different frequencies is
















Figure 34 Efficiency of COOLMOS and MOSFET
Overall, the efficiency of COOLMOS is higher than MOSFET, thus showing that
COOLMOS having a superior performances as power switches.
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4.3.2 Varying D = 0.4&0.6 with constantf= 500 kHz and Vin = 150V.
Comparative studies are also performed by vary the duty ratio at 0.4 and 0.6. The
resultant output waveforms obtained of the inverter circuit for MOSFET and
COOLMOS produced are acceptable compared to theoretical. For the 0.4 duty ratio,
having the 'on' proportion is 40%, instead for the 0.6 duty ratio the 'on' proportion is
60% of the total one cycle period, T. The resultant waveforms are as attached in
Appendix 2.
Comparing the Maximum Output Voltage and Current at 3 Duty Ratio is as shown in
Table 10.
Table 10 Comparing Simulation Maximum Output at 3 Duty Ratios
Duty Ratio, D Maximum Output Voltage (V) Maximum Output Current (A)
.MOSFET COOLMOS MOSFET COOLMOS
0.4 179.620 180.983 3.2389 3.2630
0.5 150.326 153.001 3.2869 3.3908
0.6 109.436 114.037 2.8514 2.9268
Overall it is observed that COOLMOS has a slight higher maximum output voltage
compared to MOSFET. With three difference duty ratios, the output voltage becomes
lower or larger than the dc input voltage. Hence, the maximum output voltage is
depending on the duty ratio.
The switching energy losses at D = 0.4, 0.5 and 0.6 for both COOLMOS and
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Figure 35 Bar Chart of SwitchingEnergy Losses at D = 0.4, 0.5 and 0.6.
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Basically, the pattern of switching energy losses produced as the duty ratio varies is
based on the relations between pulse width, duty ratio, and frequency. Given:
Pulse Width =PW(Seconds)
Duty Ratio = D
Time = T (Seconds)
Frequency -/(Hertz)
Table 11 Switching Energy Losses and Duty Ratio
DURING TURN-ON DURING TURN-OFF
With T is given by T = —
Pulse Width, PW =DT=-~^-^r
J /E
PWxP
Thus, Energy is equals to: E =
With T is given by T = —
f %
PWxP
Thus, Energy is equal to: E = (l-D)
During turn-on, the energy losses during on state are directly and inversely
proportional to the power losses and duty ratio respectively. As for COOLMOS
switches, when the duty ratio is increases during turn-on, the switching energy losses
are increase since the power losses are increase. Meanwhile for MOSFET switches,
the switching energy losses are decrease since the switches experienced lesser power
losses, as the duty ratio is increase. During turn-off, the equation that relates
switching energy losses and duty ratio having equation (1- D) applies. As the duty
ratio is increases, switching energy losses for both switches are decrease since the
switches are having smaller power losses.
Overall, based on the simulation results obtained the switching energy losses during
turn-on and turn-off of the switching energy losses experienced by MOSFET are 80%
greater than COOLMOS. Thus, clarify that COOLMOS having superior
performances with lowest switching energy losses.
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4.3.3 Varying Vin = 200 & 400V with constantf= 500 kHz and D = 0.5
Comparative study are also performed by vary the input voltage to 200V and 400V.
The resultant output voltage waveforms obtained of the inverter circuit for both
switches MOSFET and COOLMOS at an input voltage of 200V are acceptable and
verified with theoretical with the maximum output voltage equal to the input voltage
applied. The same goes to the output current waveform having acceptable results
compared to theoretical. The resultant waveforms are as attached in Appendix 2.
Comparing the Maximum Output Voltage and Current at 3 Input Voltages is as
shown in Table 12.
Table 12 Comparing Simulation Maximum Output at 3 Input Voltages
Input Voltage,
Vin
Maximum Output Voltage (V) Maximum Output Current (A)
MOSFET ; COOLMOS MOSFET COOLMOS
150 V 150.326 153.001 3.2869 3.3908
200 V 201.317 204.923 4.4149 4.4628
400 V - 410.249 - 8.9663
However, for an input voltage of 400V, the resultant output voltage and current
waveforms for MOSFET switches are distorted as follows:
1 _«Ji7ms 1 . II'
• U(L1:1,R5:ft) * U(L:1,R:fl)
Figure 36 Output Voltage, Vout at Vin = 400V
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Figure 37 Output Current, lout at Vin = 400V
At an input voltage of 200V, both switches are able to cater the high voltage input to
the load. This is due to the value of input voltage, which does not exceed the rated
voltage of both switches, MOSFET (VDSS = 250Vdc) and COOLMOS (VDSs =
600Vdc). However, at an input voltage of 400V, MOSFET output voltage and current
waveforms experienced severe distortion due to the rated voltage of MOSFET (Vpss =
250Vdc) has been exceeded. This condition is undesirable and may cause damaged to
the internal structure of the component, MOSFET. Thus, this clarify that MOSFET
are to cater the application of low voltage application only. However, COOLMOS
can sustain the high voltage application higher than 600V applications, due to its
characteristics having the 'super-junction' internal structure as discussed in





As a conclusion, the objectives in performing comparative study of COOLMOS and
MOSFET in a single-phase full-bridge high-frequency inverter design for UPS
application are achieved. The inverter circuit is designed at high frequency of 500
kHz, 150V input voltage, 0.5-duty ratio with an isolation at the load in providing a
stable AC output for UPS application. This is done while maintaining simplicity of
the inverter circuitry. In this study the COOLMOS power switches are selected to be
more effective than MOSFET in inverter circuit in ensuring reliability of power
supply. This is selected based on performance investigationdone at the output voltage
and current and also the switching energy losses.
The performances of power switches COOLMOS and MOSFET are analyzed in term
of lowest switching losses most preferable investigated through simulation using
Cadence PSpice software and experimentally on PCB. COOLMOS power switches
are concluded to be a better power switches compared to MOSFET in a high-
frequency inverter design as it shows a superior performance with the percentage of
switching energy losses are reduced up to more than 50% compared to MOSFET
which proves by simulation and experiment in this project. Thus, COOLMOS can
replace the traditional device MOSFET in high frequency inverter design for UPS




Recommendations for future works of this project are that as due to time constraint
for the experimental implementation, a number of software such as Multisim 2001
and Ultiboard 2001 software required to self-learned which is time consuming. It is
better if the Electrical and Electronics engineering Final Year project (EE FYP)
committee could have a proper filing system for the students to access the manual and
procedures of the software. The same goes for the manual and procedures for using
the equipments. For example, different digital oscilloscope may have different
operating procedures. Meanwhile, the recommendation for the project is that a
number of experiment parameters are tested. With more data obtained from both
simulations and experimental results, the better the analysis can be made. Thus, the
behavior of the switches can be observed more clearly.
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Figure 1 OutputVoltage, Vout with Vin = 150Vs/= 1 MHz and D = 0.5
Figure 2 Output Current, lout with Vin = 150V,/= 1 MHzandD = 0.5
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Figure 4 Output Current, lout with Vin - 150V,/= 5 MHz and D - 0.5
+Figure 5 Output Voltage, Vout with Vin = 150Vs/= 500 kHz and D = 0.4
+
Figure 6 Output Current, lout with Vin = 150V,/= 500 kHz and D = 0.4
Figure 7 Output Voltage, Vout with Vin = 150V,/= 500 kHz andD = 0.6






• Dynamic dv/dt Rating
• Repetitive Avalanche Rated
• Fast Switching
• Ease of Paralleling
• Simple Drive Requirements
Description
Third Generation HEXFETsfrom International Rectifierprovide the designer
with the best combination of fast switching, ruggedized device design, low
on-resistance and cost-effectiveness.
The TO-220 package is universally preferred for all commerciai-industnai
applications at power dissipation levels to approximately 50 watts. The low
thermal resistance and low package cost of the TO-220 contribute to its wide








Id « Tc = 25°C Continuous Drain Current, Vgs @ 10 V 14
Ab@Tc=100DC Continuous Drain Current, Vgs @ 10 V 8.5
Edm Pulsed Drain Current ffi 56
Pd @ Tc = 25°C Power Dissipation 125 W
Linear Derating Factor 1.0 W/°C
Vgs Gate-to-Source Voltage ±20 V
Eas Single Pulse Avalanche Energy © 550 mJ
Iar Avalanche Current © 14 A
Ear Repetitive Avalanche Energy © 13 mJ







Soldering Temperature, for 10 seconds 300 {1.6mm from case)
Mounting Torque, 6-32 or M3 screw 10lbf.ln(1.1N.m)
Thermal Resistance
Parameter Min. Typ. Max. Units
R&jc Junction-to-Case — — 1.0
DC/WRecs Case-to-Sink, Flat, Greased Surface — 0.50 —
RejA Junction-to-Ambient _ — 62
227
IRF644 I«R
Electrical Characteristics @Tj = 25 C (unless otherwise specified)
Parameter Min. Typ. Max. Units Test Conditions
V(BR)DSS Drain-to-SourceBreakdownVoltage 250 — — V Vgs=0V, Id- 250uA
AV|br]dss/ATj Breakdown Voltage Temp. Coefficient .„ 0.34 — V/°C Reference to 25°C, Id= 1mA
RDS(on) Static Drain-to-Source On-Resistance — __ 0.28 Q Vgs=10V, Id=8.4A ®
VGS([h) Gate Threshold Voltage 2.0 — 4.0 V Vds=Vgs. Id= 250uA
ft Forward Transconductance 6.7 — — S Vds=50V, Id=8.4A ®





— — 250 Vds=200V, Vgs=0V, Tj=125"C
Igss
Gate-to-Source Forward Leakage _ — 100
nA
VGS=20V
Gate-to-Source Reverse Leakage — —
-100 Vgs=-20V




VGS=10VSeeFig. 6 and 13©
Q93 Gate-to-Source Charge — _ 11
Qgd Gate-to-Drain ("Miller") Charge — — 35





Ro=8.7ii See Figure 10®
t, Rise Time __ 24 _
t[l(0l[) Turn-Off Delay Time — 53 —
tf Falf Time — 49 __







from package G( hj)
and center of "^J3|
die contact s
Ls Internal Source Inductance _ 7.5
-




/=1.0MHz See Figure 5
Coss Output Capacitance — 330 __




Source-Drain Ratings and Characteristics
Parameter Min. Typ. Max. Units Test Conditions
Is Continuous Source Current










ISM Pulsed Source Current
(Body Diode) © - - 56
VSD Diode Forward Voltage — — 1.8 V Tj=25°C, ls=14A, Vgs=0V ®
t„ Reverse Recovery Time — 250 500 ns Tj=25°C, If-7.9A
di/dt=100A/(is ©Qrr Reverse Recovery Charge _ 2,3 4.6 nc
ton Forward Tum-On Time Intrinsic turn-ontime is neglegible(turn-onIs dominated by Ls+Ld)
Notes:
© Repetitive rating; pulse width limited by
max. junction temperature {See Figure 11}
Vdd=50V, starting Tj=25°C, L=4.5mH
Rg=25£1, Ias=14A (See Figure 12)
© lso<14A, di/dt£M50A/us, Vdd£V(bR)dss,
Tj<150°C
























z TC - 25^C
10° »1
Vps. Drain-to-Source Voltage(volts)









/ VDS = 50V
-20us PULSE WIDTH
Vgs. Gate-to-Source Voltage (volts)













Vds, Drain-to-Source Voltage (volts)
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Tj, Junction Temperature (°C)








































n-1 / VGS - ov
3.5 0.6 0.7 0.8 0.9 1.0 1
Vsd, Source-to-Drain Voltage (volts)
























/ FOR TES CIRCUITSEE FIGURE 13
0 10 20 30 40 50 60 70
Qq. TotalGate Charge (nC)
Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage
- 4++U —





















































Fig 10a. Switching Time Test Circuit
25 50 75 100 125
Tq, Case Temperature (°C)
Fig 9. MaximumDrain Current Vs.
Case Temperature
td(on) V tyotf) 'I
















' llll I 2. PEA Tr PDM X Eth)c + T
10"= lO"4 10"3 10"£ 0.1 1 10
ti. Rectangular Pulse Duration (seconds)
Maximum Effective Transient Thermal Impedance, Junction-to-Case
231
IRF644
Vary tp to obtain VDS>
required Us
t Vdd





Fig 12b. Undamped Inductive Waveforms
10V
Charge


















25 50 75 100 125 150
Starting Tj, Junction Temperature(°C)
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
Current ^9U^°'_





Fig 13b. Gate Charge Test Circuit
Appendix A: Figure 14, Peak Diode Recoverydv/dtTest Circuit - See page 1505
Appendix B: PackageOutline Mechanical Drawing - See page 1509
Appendix C: Part Marking Information - See page 1518 Int&ITIdtiOndl















UP TO 1000 WATTS WITH HEATSINK
LOW OHMIC VALUES AVAILABLE
CECC - BS APPROVED
NON INDUCTIVE + TIGHT TOLERANCE OPTIONS













he HS series is the 'flagship' product of the CGS product
nge.
GSare the leadingEuropeansupplierof standard and custom
ssigned Aluminum Clad Resistors for general purpose use,
Dwer supplies, power generation and the traction industries.
he latest introduction - the HSX offers increased creepage
iltage by virtue of a remodelled and extended nose cone,
aking it entirely suitable for the latest VDE European Safety
quirements.
he HS is a range of extemelystable, high qualitywirewound
sistors capable of dissipating high power in a limited space
ith relatively low surface temperature. The power is rapidly
ssipated as heat through the aluminium housing to a
ecified heatsink.
TYPE HS SERIES PAGE 2 OF 7
The resistors are made from quality materials for optimum
reliability and stability.
Certain styles are approved to CECC specification, others are
designed to conform to the relevent MIL, CGS or customer
specification.
We will be happy to advice on the use of resistors for pulse
applications, and to supply information for high voltage use,
low ohmic value components, alternative mountings and
terminations. For high power applications, a range of special
designs are available, power dissipation up to 1000 Watts,
insulated and designed to withstand 12KV impulse.































































ax. WorkingVoltage (DC/AC RMS)
160 265 550 1250 1400 1900 2500 1900 2200 2500
ielectric Strength (AC Peak)
1400 1400 2500 2500 5000 5000 5000 5600 5600 5600
:ability % Resistance
lange, 1000 hrs. 1 1 1 1 2 2 2 3 3 3
ufaceTemperature Rise Mounted on Standard Heatsink


























eight, grams. 5 10 16 35 90 120 180 475 600 700
creased Dielectric Strength (AC Peak) KHSA25 KHSA50
3500 3500
irminations











Faston connections available on request
Types HSC200, 250, 300






















H + 0.3 11.3 14.3 18.3 39.7 29.0 35.0 58.0 35.0 44.5 52.0
J ±0.3 12.4 15.9 19.8 21.4 37.0 37.0 37.0 57.2 57.2 59.0
K±0.2 2.4 2.4 3.3 3.3 4.4 4.4 4.4 5.3 5.3 6.5
LMax. 17.0 21.0 29.0 51.0 49.0 65.5 98.0 90.0 109.0 128.0
MMax. 30.0 36.5 51.8 72.5 71.0 87.5 122.0 143,0 163.0 180.0
NMax. 17.0 21.0 28.0 30.0 47.5 47.5 47.5 73.0 73.0 73.0
PMax. 9.0 11.0 15.0 17.0 26.0 26.0 26.0 45.0 45.0 45.0
RMin. 1.9 1.9 2.8 2.8 5.0 5.0 5.0 5.6 5.6 6.0
T + 0.5 3.4 5.2 7.2 7.9 11.5 11.5 11.5 22.2 22.2 22.2
UMax. 2.5 3.2 3.2 3.2 3.5 3.5 3.5 6.75 6.75 6.75
Note: K refersto mounting hole diameter
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HSA5 - HSA50 HSC75 - HSC150

















This graph indicatesthe amount that the rated power
(at 20°C) of the standard HS series resistor may be increased
for overloads of lOOmS to 60S
SURFACE TEMPERATURE RISE
For resistor mounted on standard heatsink,




0.11 2 i A 5 i 7 fl S 10 11 U 13 14 20 25 JO 40 «Q
Duration of Overload (seconds)
O
60 100 iso ion" 250
Power Dissipation (Watts)
SPECIFICATION (cont...) TYPE HS SERIES
ISXTYPE 25 WATTS/50WATTS HIGH CREEP
3wer Dissipation on Water Cooled Heatsink:
(Inlet WaterTemperature (= 20°C)
esistance Range:
(Tolerance ± 5% STD)
ability AR after 2000 hrs.
@ l'/jhrs-ON.Vahr-OFF
sulation Resistance @ 500V:
verload Resistance Change A R:











500V DC or AC rms
3.5KVACpk







1250V DC or AC rms
3.5KVACPk


















I in mm. unless otherwise







PAGE 4 OF 7
SPECIFICATION (cont...) TYPE HS SERIES














SPECIFICATION (cont...) TYPE HS SERIES PAGE 6 OF 7
IPVTYPE 500/1000 WATTS MINERAL FILLED
Ieggitt CGS is probably unique inoffering an elegantly packaged resistor range with power dissipations up to 1000 watts, resistance
nges to 50K and 12KV DC voltage proof in an elegant mineral filled aluminium case. These resistors have been specifically designed
•r the power generation industry but are increasingly finding applications in locomotive andother industrial markets where high
swer, long life andexacting pulse requirements are key design parameters. Mostresistors are tailored to user specifications and we
Tera range of mounting patterns and terminal configurations.
LECTRICAL




ability AR after 2000 hrs.
@ 1'A hrs-ON, '/zhr-OFF
sulation Resistance @ 500V:
verload Resistance Change AR:










I in mm. unless otherwise










HPV 500 HPV 1000
500 Watts 1000Watts (Max. Continuous)
0R5to33K lR0to50K
< = 2% < = 2%
> 10,000 Mfl > 10,000 MQ
< = 1% < = 1%
2.5KV AC rms 2.5KV AC rms (Forcontinuous operation)
12KVpeak 12KVpeak
4.8KVACpk 4.8KVACPk
6.8KVAC rms 6.8KVAC rms
orl2KVDC orl2KVDC
< ± 100 ppm/X < ± 100 ppm/°C
-55/200/56 -55/200/56
M6 Threaded Stud
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PECIFICATION (cont...) TYPE HS SERIES PAGE 7 OF 7
FECIAL DESIGN VARIANTS
Ohmic values from ROl dependent on size
Addition of tinned copper wire attached by high melt solder, wire supplied with or without insulation at length to suit customer.
Length of tag increased by 3mm. to provide additional hole 1.0mm.for voltage connector.




ir overloads of the order of 2 x power ratingfor 3 mins., 5 x power Ceramic, steatite or alumina depending on size.
ring for 5sees., or 25x powerrating for 1second, change ofresistance Element
less than 0.5% + 0,05 ohm maximum voltage must not exceed Copper nickelalloy or nickel chrome alloy.
aximum working voltage. Endcaps
ing Term Stability Nickel iron or stainless steel.
>r improvements in long term stability, resistors must be derated as Encapsulant
Hows: for 50% of stated AR maximum dissipation must not exceed High temperature material moulding
i% of rating; for 25% of stated AR maximum, dissipation must not Housing
ceed 50%of the rating. Anodised aluminium
eat Dissipation Stock
though tbe use ofproprietary heatsinks with lower thermal resistance TheHSA5,10,25 and 50 are stocked inselected values ofthe £24 series
acceptable, uprating is not recommended. The use of proprietory at 5% tolerance.
atsink compound to improve thermal conductivity is recommended
roptimum performance ofall sizes butessential for HSC200,HSC250,
SC300.
sulation Resistance
ry: 10,000Megohm minimum. After moisture test: 1000 Megohm
inimum.
igh Ambient Power Dissipation
issipation derates linearly to zero at 250°C from 25°C
lecification
^mperature coefficient below 100R,50ppm/°C.
imperaiure coefficient above 100R,30ppm/°C.
>lerance,5% standard; 10%, 3%, 2%, 1%,0.5% & 0.25% available.
iterance for values below R10, 10% standard.
[OW TO ORDER
HS






A - Single Opposing
Mounting Feet
B- Flange One Side


































[OWTO ORDER HPV TYPES
. many applications require major or minor customisation Meggitt will normally allocate a R number special sequence to your requirement.
his is logged with drawings and maintained indefinitely to facilitate your re-order or spares requirements.
Iiese various specials may be low inductance types, various wire terminal types, special pulse application designs or various stud terminal types.
il
Meggitt Electronic Components Ltd. Ohmic House, Westmead Industrial Estate, Swindon, Wilts. SN5 7US
Telephone;(01793}487301(Admin.) (01793)611666 (Sales) EMail:sales@megelec.co.uk Fax;(01793) 611777
This publication Is Issued to provide outline information only and (unless specifically agreed 10 the contrary by the Company inwriting) is 1101 io form pari ofany order
'or be regarded asa representation relating lo the producls or service concerned, We reserve Ihc right lo alter without notice tirespecification, design, price or conditions
of supply oT any product or service. Whilst Meggitt Electronic Components products arc or [he very highest quality and reliability, all electronic components can
occasionally besubject to failure. Where failure ofa Meggitt Electronic Components product could result in life ihtcaieiiing consequences, then thecircuit anil application
must he discussed with die Company. Such areas might include ECG. respiratory, and other medical and nuclear applications and any noil fallsafe applications circuit.
ISseries is the 'flagship'
ict of the Meggitt
onics power product
. A major business, in this
roduct, Meggitt are the
ig European supplier of
ard and custom designed
inium Clad Resistors, for
al purpose use, power
ies, generation and the
on industries. A particular
;itt strength in this area, is
mised HS resistors where
quantities are not required.
aluminium housed for heatsinking
up to 300 watts with heatsink
low ohmic values available
CECC - BS approved
non-inductive & tight tolerance available
up to 2500 volts dc
range of connectors
custom designs welcomed
HSA HSA HSA HSA HSC HSC HSC HSC HSC HSC
5 10 25 50 75 100 150 200 250 300
CECC 40203-001 AA BA CA DA
Dissipation at 25°C (Watts)
With Heatsink 10
Without Heatsink 5.5
25 50 75 100 150 200 250 300




R051 R051 R051 R051 ROlO ROlO ROlO ROlO ROlO ROlO
10K 15K 36K 86K 50K 75K 100K 50K 68K 82K
Max Working Voltage






1400 1400 2500 2500 5000 5000 5000 5600 5600 5600
Surface Temperature Rise Mounted on Standard Heatsink









- 2 HOLE —-- :
10 16 35




995 995 995 3750 4765 5780









aluminium housed for heatsinking
Style LmmLmm
i, 10 7
>5, 50 1 0



















































































































Common Part I Mounting Style





KHS - High Voltage *




A - Single Opposing
Mounting Feet
B - Flange One Side
C - Flange Two Sides




(100 milli ohms) R10






X - BS CECC
- - No Letter
Commercial














Certain styles are approved to
CECC specification, others are
designed to conform to MIL, or
customer specifications. We will
be happy to advise on the use of
resistors for pulse applications,
and to supply further
information for high voltage
use, low inductive and low
ohmic value components,
alternative mountings and
terminations. A full range of
HS resistors, is available from
Meggitt distributors.






itary Type Designation: Styles CK05, CK06
' values, tolerances, voltages, sizes, configurations and








_ Part No. Codes
1e: CK = General purpose, ceramic dielectric, fixed
capacitors.
05 = Remaining two numbers identify shape and
dimension.
tage-Temperature Limits:
irst letter identifies temperature range.
B = -55°C to +125°C
econd letter identifies voltage-temperature coefficient.
Capacitance Change with Reference to 25°C
Second Letter No Voltage Rated Voltage
X +15,-15% +15,-25%
. Fig. Capacitance and Multiplier:
"irst two digits are the significant figures of capacitance.
Third digit indicates the additional number of zeros.
=or example, order 100,000 pF as 104.
pacitance Tolerances: K = ±10%, M = ±20%
:kaging: CK05 1000 per bag
CK06 1000 per bag

























Size Per MIL Spec
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